

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
25 March 2004 (25.03.2004)

PCT

(10) International Publication Number
WO 2004/025839 A1


- (51) International Patent Classification⁷: **H03M 13/27** (74) Agent: **SJÖBERG, Mats**; Ericsson AB, Patent Department, 164 80 Stockholm (DE).
- (21) International Application Number: **PCT/EP2002/010073** (81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZM, ZW.
- (22) International Filing Date: 9 September 2002 (09.09.2002)
- (25) Filing Language: English
- (26) Publication Language: English
- (71) Applicant (*for all designated States except US*): **TELEFONAKTIEBOLAGET LM ERICSSON (PUBL)** [SE/SE]; S-126 25 Stockholm (SE).
- (72) Inventors; and
- (75) Inventors/Applicants (*for US only*): **KUKLA, Ralf** [DE/DE]; Happurger Strasse 117, 90482 Nürnberg (DE). **SCHÜTZ, Stefan** [DE/DE]; Zur Sportinsel 11, 91301 Forchheim (DE). **SPÖRLEIN, Georg** [DE/DE]; Bahnhofstrasse 33, 96114 Hirschaid (DE). **MÖRSBERGER, Gerd** [DE/DE]; Johannesstrasse 10 A, 91088 Bubenreuth (DE).
- (84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Declaration under Rule 4.17:

— as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for the following designations AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA,

[Continued on next page]

(54) Title: **SPEED AND MEMORY OPTIMISED INTERLEAVING**



(57) Abstract: This invention relates to a method for interleaving, according to an interleaving scheme, an input sequence comprising K bits into an interleaved sequence, comprising the steps of (a) storing the input sequence in a first memory means, (b) generating first indices of N succeeding bits of the interleaved sequence, wherein $1 \leq m(F) \leq N \leq m(F) \cdot K$, (c) converting, according to an inverse of said interleaving scheme, said first indices into second indices indicative of the positions where said N succeeding bits of the interleaved sequence are stored in said first memory means, and (d) reading out said N succeeding bits from said positions in said first memory means, thereby generating at least part of said interleaved sequence.



CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZM, ZW, ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB,

GR, IE, IT, LU, MC, NL, PT, SE, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)

Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Speed and memory optimised interleaving**FIELD OF THE INVENTION**

5 The present invention relates to interleaving in a digital communication system, and in particular to speed and memory optimized interleaving.

DESCRIPTION OF THE PRIOR ART

10 A transmitter for use in a digital telecommunication system is known, for instance, from 3GPP TS 25.212 V3.4.0 (2000-09) "3rd Generation Partnership Project; Technical Specification Group Radio Access Network; Multiplexing and channel coding (FDD) (Release 1999)", section 4.2. In
15 Figure 1a of the present application, a block diagram of parts of such a transmitter is given. As shown, the transmitter includes a channel encoder, a rate matcher, an interleaver, and a modulator. Further components (for
20 frequency up-conversion, amplification etc.) are omitted for reasons of conciseness.

CHANNEL ENCODER: The channel encoder, also referred to as forward error correction (FEC) encoder, adds redundant
25 information to each incoming data block. Thereby, the size (length) of the data block increases from K "uncoded" bits, at the encoder input, to $L > K$ "coded" bits at its output. Herein, the size L of the coded data block depends on, at least, the number K of uncoded bits (in
30 the uncoded data block) and a parameter r commonly referred to as the coding rate. With values in the range of $0 < r < 1$, the coding rate r provides an indication of the

degree (extent, scope) of redundancy introduced by the channel encoder: the smaller the value of r , the more redundant information is added.

The way, in which redundant information is generated, depends on the channel coding scheme employed. Typical examples are convolutional coding, concatenated convolutional coding such as "turbo" coding, and block coding. Turbo coding will be described below in more detail.

10 INTERLEAVER: The purpose of the interleaver is to change the order (rearrange) of data bits inside each coded data block in order to ensure that a temporary disturbance during transmission of the data block over the physical channel does not lead to a loss of many adjacent coded data bits, since such a loss in many cases would be unrecoverable at the receiver side. A simple form of interleaving can be obtained by writing an input sequence into an interleaving matrix (memory) in a row-by-row manner and by then reading out therefrom in a column-by-column fashion (or vice-versa). For more sophisticated interleaving variants, so-called permutation "patterns" are commonly used in order to indicate the changes to be performed in the order of bits by providing a relationship between input and output bit positions.

25

MODULATOR etc.: Upon interleaving, the (baseband) modulator converts the interleaved data bits into symbols which, in general, are complex-valued. Further components, such as digital-to-analog conversion, frequency up-conversion and amplification are not shown in Fig. 1a for conciseness reasons. Finally, a signal is transmitted over the physical channel (air interface, wireline etc.).

Typically, the channel encoding scheme, the inter-leaving scheme, and the modulation scheme are specified in detail by a standard according to which the telecommunication system is to be operated. For example, in third generation (3G) mobile communication standards such as WCDMA (wideband code division multiple access), two channel coding schemes are specified apart from the "no coding" case: convolutional coding and turbo coding. With these coding schemes, several coding rates are to be used ($r=1/2$, $r=1/3$, and others). Also, the uncoded data blocks supplied to the channel encoder may have different sizes K . For these reasons, 3G systems will have to support many different coded data block sizes L_i , $i=1,2,\dots$ also referred to as different "transport channel types", wherein the block sizes may vary over a wide range (from a few bits to more than 10000 bits, e.g.). On the other hand, due to different physical channel sizes, several interleaving schemes with different interleaver sizes Q_j , $j=1,2,\dots$ may have to be supported. For example, the WCDMA standard specifies seven different interleaver sizes in the uplink and 17 in the downlink.

In order to match the channel encoder output to a given time slot and/or frame structure, several transport channel types with different (but maybe similar) coded data block sizes L_i should use the same physical channel type (having a given size referred to as target block size in the following).

RATE MATCHER: For this to become possible, a rate matcher is typically inserted between the channel encoder and the interleaver, as shown in Figure 1a. Although it

is clear from the above, that a single communication system may have to support several or even many combinations of coded data block sizes L_i and target block sizes Q_j , the following generic description is based, for conciseness reasons, on a single combination of a coded data block size L and a target block size Q . In each coded data block, the rate matcher shown in Fig. 1a either repeats or deletes (removes, "punctures") a certain number of bits in order to obtain a rate-matched data block having a given target block size of Q bits (which is, e.g., the size of an interleaver or a particular block length required for transmission). For this purpose, the rate matcher has to repeat $A=Q-L$ bits of the coded data block, if L is inferior to Q , or to remove (puncture) $L-Q=-A$ bits therefrom, if L is superior to Q , so as to adapt the block size L to said target block size Q . In cases where $Q=L$, no adjustment in size is necessary, of course.

The positions inside each coded data block, where bits are to be repeated or deleted, are also specified in detail by the standard. With the knowledge of these positions, the receiver will be able to reconstruct a decoded data block from the received data block.

TURBO CODER: As an example for a channel encoder, Fig. 1b shows a turbo coder (TC). Turbo coding is a powerful channel coding method used, for instance, for 3G data services requiring high qualities of service. As is well-known in the art, a turbo coder is a parallel concatenated convolutional coder with at least two constituent encoders and one turbo code interleaver. While the output bits of the constituent encoders usually are referred to

as "parity" bits, turbo coders also output the input data "as is". These unaltered output bits of a channel encoder are commonly referred to as "systematic" bits. For the turbo coder (TC) shown in Fig. 1b, an exemplary coding rate of $r=1/3$ was chosen, so that for each input bit, a total of three output bits is generated. The parity bit sequences are generated by the first and second constituent encoders receiving an original and interleaved version, respectively, of the input sequence (uncoded data block), while the systematic bits are passed along the upper horizontal line. It is assumed in Fig. 1b that the encoder output bits are multiplexed into a single bit stream by a switch. However, this multiplexing is for illustrative purposes only. Alternatively, the channel encoder could generate parallel output streams.

WCDMA TC INTERLEAVER: Consider the TC-internal interleaver designated "TC-interl." in Fig. 1b. According to the WCDMA standard, the interleaving scheme for this interleaver is specified as a sequence of steps:

1. Determine the number R of rows and the number C of columns of the interleaving matrix necessary for interleaving an input sequence comprising K bits,
- 25 2. Write said input sequence into said $R \times C$ interleaving matrix in a row-by-row manner,
3. Determine the intra-row permutation patterns (depending on the row number) and perform the corresponding intra-row permutation operations,
- 30 4. Determine the inter-row permutation pattern (one and the same pattern for all columns) and perform the corresponding inter-row permutation operations,

5. Read from said $R \times C$ interleaving matrix in a column-by-column manner, thereby generating the interleaved sequence.

5 Herein, the steps 1-5 include the following operations:

Step 1 (determine R, C): Since the number K of bits in the input sequence (to the TC interleaver) may range from 40 to 5114 bits, the standard specifies a procedure for
10 determining the number R of rows and the number C of columns in the interleaving matrix on the basis of the value of K . More precisely, there can be $R=5, 10$, or 20 rows in the matrix, depending on the value of K . The determination of the value of C involves the search for a
15 minimum prime p . Herein, p may assume 52 different values ranging from 7 to 257.

Step 2 (write in row-by-row): Once R and C are determined, the input sequence comprising K bits is written
20 into the $R \times C$ interleaving matrix in a row-by-row manner starting with the first row (usually having an index of zero).

Step 3 (intra-row permutations): In the third step, an
25 intra-row permutation pattern must be determined for each row before the intra-row permutation operations can take place. For this purpose, a primitive root g_0 must be selected from a table in dependence of said minimum prime p . Given the values of g_0 and p , base sequences $c(i)$,
30 $i=1, 2, \dots, p-2$ can be determined recursively using modulo operations. Then, a minimum prime integer set $\{q(1), \dots, q(R-1)\}$ is determined such that the greatest

common divisor of $q(j)$ and $p-1$ is equal to one, wherein $q(j) > 6$, $q(j) > q(j-1)$ and $q(0)=1$. Finally, the set $\{q(0), \dots, q(R-1)\}$ is permuted so as to generate a new set $\{p(0), \dots, p(R-1)\}$ such that $p(P(j))=q(j)$, wherein

5 $j=0, 1, \dots, R-1$ and $P(j)$ denotes the inter-row permutation pattern determined in step 4 (see below). Then, the intra-row permutation pattern $\{c_j(0), c_j(1), \dots, c_j(p-2)\}$ for the j -th row is determined as a base sequence, wherein the index depends on i , $p(j)$ and p as follows:

10

$$c_j(i) = c([i \cdot p(j)] \bmod [p-1]) \quad (1)$$

Herein, $c_j(i)$ is the input bit position of the i -th output bit after the permutation of the j -th row.

15

Step 4 (inter-row permutations): In step 4, the inter-row permutation pattern must be determined before performing the corresponding permutation operations. For this purpose, depending on the values of K and R , one of the following four patterns $P_X=\{P(0), P(1), \dots, P(R-1)\}$ is

20 selected ($X=A, B, C$ or D), wherein $P(j)$ is the original row index of the j -th permuted row.

$$\begin{aligned} P_A &= \{19, 9, 14, 4, 0, 2, 5, 7, 12, 18, 10, 8, 13, 17, 3, 1, 16, 6, 15, 11\}, \\ 25 \quad P_B &= \{19, 9, 14, 4, 0, 2, 5, 7, 12, 18, 16, 13, 17, 15, 3, 1, 6, 11, 8, 10\}, \\ P_C &= \{9, 8, 7, 6, 5, 4, 3, 2, 1, 0\} \text{ for } R=10, \\ P_D &= \{4, 3, 2, 1, 0\} \text{ for } R=5. \end{aligned} \quad (2)$$

30 Both P_A and P_B can be selected for $R=20$, depending on the value of K .

Step 5 (read out column-by-column): In the final step, the $R \times C$ interleaving matrix containing the bits permuted in steps 3 and 4 is read out in a column-by-column manner starting with the first column (usually having an index of zero). If the number $R \times C$ of positions in the interleaving matrix exceeds the number K of bits in the input sequence, a total of $R \times C - K$ bits must be pruned (removed) from the sequence thus generated.

INTERLEAVER IMPLEMENTATIONS: As the skilled person will readily appreciate, there are two basic approaches to an interleaver implementation where the interleaving scheme is specified in the form of an algorithm as the one described above.

15

1. Determine interleaving patterns *during* the interleaving process as such: In accordance with this approach, denoted A1, the period of time in which interleaving patterns are determined overlaps to a large degree the period of time in which permutation operations are actually performed. In the above example, this would imply to determine R and C first (step 1). Then, the input sequence would be written into the interleaving matrix (step 2). Thereafter, each intra-row permutation pattern would be determined just before performing the corresponding permutation operations (step 3) so that, when considering the entire intra-row permutation process, the periods of time for determining all intra-row patterns and for performing all intra-row permutation operations, coincide to a large extent. Then, the inter-row permutation pattern would be determined so as to be

able to perform the inter-row permutation operations (step 4). Finally, the interleaving matrix would be read out (step 5).

In summary, it can be stated that according to
5 approach A1, the operations not directly affecting the bits to be interleaved (such as the operations for determining permutation patterns) and those actually affecting said bits (such as the actual interleaving operations) are performed in essentially the same
10 period of time.

2. Determine interleaving patterns *before* performing interleaving operations: In this approach, termed A2, the operations for determining the interleaving
15 patterns are separated in time from the actual interleaving operations. This is to say that *before* the input sequence is actually processed, all interleaving patterns are determined (parts of steps 3 and 4). For each output bit position, the corresponding input bit
20 position is then stored in a position memory so that, once the input sequence has been written into the interleaving matrix (step 2), the interleaved sequence can easily be generated by reading out the bits stored in the interleaving matrix in the order indicated by
25 the positions stored in the position memory.

In summary, according to approach A2, the operations not directly affecting the bits to be interleaved (such as the operations for determining permutation patterns) and those actually affecting said bits (such
30 as the actual interleaving operations) are performed in subsequent periods of time.

Due to the fact that, in accordance with approach A1, all bits of the input sequence must be written into the interleaving matrix (memory) a total of three times (writing into the interleaving matrix two times for
5 permuting in steps 3 and 4 in addition to the initial writing in step 1) before the interleaved sequence can be read out, the approach A1 reveals a rather high delay, defined as the time period between "last bit in" and "first bit out". In addition, the determination (i.e.
10 calculation) of the permutation patterns in steps 3 and 4 further contributes to this delay, because it takes place in essentially the same period of time as the actual permutation operations. On the other hand, the approach A1 does not require an undue size of memory for storing
15 "interim results" such as permutation patterns or other auxiliary parameter values, because they are determined successively as (and only when) required.

In contrast, approach A2 is very memory demanding while
20 delays are modest. Given the fact, that in 3G standards such as WCDMA, the maximum length K of the input sequence amounts to 5114 bits, each position to be stored for later retrieval requires the following number of bits:

$$25 \quad \log_2 5114 = 12.32 \quad \Rightarrow \quad 13 \text{ bits/position} . \quad (3)$$

Furthermore, a total of 163 different interleavers (interleaving schemes) is specified in WCDMA with an average length of the input sequence of 2500 bits. Therefore, the
30 total number of positions to be stored amounts to

$$163 * 2500 = 407500 \quad \Rightarrow \quad 407500 \text{ positions} . \quad (4)$$

The total number of bits necessary to store all positions for all interleavers can easily be calculated by multiplying the values obtained in equations (3) and (4):

5

407500 positions * 13 bits/position = 5297500 bits. (5)

In addition to the "data" memory needed anyway for storing the input sequence, A2 thus requires a position
10 memory capable of storing at least 5 Mbit.

In existing implementations, the interleaved sequence is output *bit-serially* by the interleaver. In view of the high bit rates specified in standards such as WCDMA and
15 considering typical hardware complexity and thus cost requirements, it is not possible to serially process the bits at these high bit rates. In other words, existing interleaving implementations do not support a parallel processing of bits which is a prerequisite to meeting
20 future throughput and delay requirements, as the following example will show. The WCDMA standard specifies services for user data rates of up to 2Mbit/s. Given the fact that typical implementations are required to support many channels, interleaving would need to operate at a
25 clock rate of 256MHz. At this clock rate, it would be very difficult to implement the interleaver in FPGA (field programmable gate array) or ASIC (application specific integrated circuit) technology. If, however, a 4 bit parallel processing was possible, the clock rate
30 could be reduced to 64 MHz. The skilled person will readily appreciate that, at this clock rate, the

interleaver could be implemented in FPGA or ASIC technology.

As already outlined above, according to 3G mobile
5 communication standards such as WCDMA, interleavers will
have to be implemented for many different lengths K of
the input sequences and/or many different bit rates. A
straightforward solution to this problem would consist in
implementing several interleavers according to the prior
10 art and operate them in a parallel manner (different
interleavers for different lengths K and/or bit rates).
However, such an implementation would lead to a large and
complex control logic (using a plurality of counters,
memories, etc.) for controlling which input sequence has
15 to be input into which interleaver and for assembling the
outputs of the interleavers into a single stream of data.
In other words, the implementational effort in terms of
the required hardware would exceed typical limitations
given for FPGA/ASIC circuits or defined printed circuit
20 board sizes for 3G transceivers.

In view of the above, an interleaver implementation
should meet the following requirements:

- 25 a) it should minimize the delay as measured for instance
in terms of the time difference between "last bit in" and
"first bit out";
- b) it should minimize hardware complexity; in particular,
30 the size of the required memory should be minimized;

c) it should be capable of coping with a large variety of lengths K of the input sequence varying over a wide range; for example, 3G standards such as WCDMA specify a multitude of K values ranging from 40 to 5114 bits;

5

d) it should be capable of coping with high input and output bit rates; together with requirement a), such high bit rates may lead to clock rates of 256 MHz;

10 e) preferably, it should lend itself to a parallel implementation.

15

SUMMARY OF THE INVENTION

In view of the above, the object of the invention is to develop improved interleaving methods and apparatus for interleaving, according to an interleaving scheme, an
5 input sequence comprising $K \geq 2$ bits into an interleaved sequence.

According to the present invention, this object is achieved by an interleaving method having the features of
10 claim 1 and a computer program product having the features of claim 10. It is also achieved by an interleaving unit and an interleaving apparatus having the features of claims 11 and 19, respectively.

15 According to one aspect of the present invention, first indices of N succeeding bits of the interleaved sequence are generated and then converted, according to an inverse (reverse) of said interleaving scheme, into second indices indicative of the positions where said N succeeding
20 bits of the interleaved sequence are stored in a first memory means (RAM, registers etc.) when (once) they are stored therein. This is, looking at the (not yet known) interleaved sequence, the indices ("first indices") associated with N succeeding bits are generated, i.e. these N
25 bits may or may not be adjacent (neighboring), but they follow each other directly or indirectly so that the first indices will have values which increase somehow (with or without gaps). It is to be noted that N is selectable from values in the range of $1, 2, \dots, K$ so that both
30 the entire interleaved sequence can be considered ($N=K$) and arbitrary parts thereof ($N < K$). Then, the positions where the considered N bits are stored (or will be stored

upon writing in) in said first memory means are determined. These positions are indicated by said second indices. Finally, once these positions are known and the input sequence has been stored in (written into) the first memory means, the considered N bits can be read out from said positions in said first memory means, thereby generating, depending on the value of N, at least part of the interleaved sequence.

In summary, it can thus be stated that the index calculations are separated from the actual permutation operations which occur in the final process of reading out only. This advantageously allows to reduce the delay between the time instants of writing in the last input bit and reading out the first output bit. It is to be noted that this reduction in delay does not come at the expense of an increased hardware effort because of the free selectability of N and the modest hardware effort necessary for generating and converting indices.

According to another aspect of the present invention, said first memory means is organized in a matrix form comprising rows and columns, and therefore, the first and second indices can be decomposed into row and column indices each. This allows to separately convert first into second row indices on the one hand and first into second column indices on the other hand, thereby further reducing hardware complexity. This is due to the fact that hereby a two-dimensional interleaving problem has been decomposed into two one-dimensional problems (inter-row and intra-row permutations) while still keeping the benefits due to the separation of the index calculations and the permutation operations.

According to other aspects of the present invention, hardware complexity can be reduced further by pre-calculating and storing selected interim results required for the conversion of the row or column indices. Herein, the interim results are selected such that the hardware effort necessary for storing said interim parameters does not outweigh the hardware effort necessary for processing said interim results so as to obtain the second indices.

10

According to another aspect of the present invention, N is selected to have a value of essentially K/M with $M \geq 2$ denoting a sub-sampling factor. Herein, said first memory means is adapted to generate an output sequence representing one of M polyphases of said interleaved sequence when said N succeeding bits are read out from said positions. A sub-sampled version of the interleaved sequence is thus generated according to the principles described above. As the output sequence corresponds to the interleaved sequence sub-sampled by a factor of M (and having a given phase), this allows to advantageously operate M interleaving units in parallel. It is to be noted that the expression "a value of essentially K/M " refers to integer values in the close vicinity of the precise value of K/M .

25

According to another aspect of the present invention, the processes of generating and converting indices are executed, at least partially, before the input sequence is stored in the first memory means. This advantageously allows to further reduce the delay. In this way, the delay can be reduced to almost zero by determining the

30

second indices before the input sequence has been entirely written into the first memory means.

According to another aspect of the present invention,
5 an interleaving apparatus is provided. It includes $M \geq 2$
interleaving units as described above, each adapted to
receive said input sequence and to generate an output
sequence representing a different one of said M
polyphases, a combiner connected to said M interleaving
10 units for combining the output sequences generated by
said M interleaving units into said interleaved sequence,
and a control unit for controlling the operations of said
 M interleaving units and said combiner.

This advantageously allows to cope with high input/
15 output bit rates while still keeping the necessary
hardware effort at an acceptable level and without
sacrificing on the side of the delay properties.

According to another preferred embodiment, there is
20 provided a computer program product directly loadable
into the internal memory of a communication unit
comprising software code portions for performing the
inventive interleaving method when the product is run on
a processor of the communication unit.

25 Therefore, the present invention is also provided to
achieve an implementation of the inventive method on com-
puter or processor systems. In conclusion, such implemen-
tation leads to the provision of computer program pro-
ducts for use with a computer system or more specifically
30 a processor comprised in e.g., a communication unit.

DESCRIPTION OF THE DRAWINGS

Preferred embodiments of the present invention will, by way of example, be described in the sequel with reference to the following drawings.

5

Fig. 1: Block diagram of a transmitter (a) and a turbo coder (b) according to the prior art;

Fig. 2: Block diagram of a radio communication system
10 according to the present invention;

Fig. 3: Block diagram of a transceiver in a radio communication system according to the present invention;

15 Fig. 4: Flow chart of an interleaving method according to the present invention;

Fig. 5: Flow chart of an alternative interleaving method according to the present invention;

20

Fig. 6: Block diagram of an interleaving unit according to the present invention;

Fig. 7: Block diagram of an alternative interleaving unit
25 according to the present invention;

Fig. 8: Block diagram of an interleaving apparatus comprising parallel interleaving units according to the present invention;

30

Fig. 9: Block diagram of a row index conversion unit according to the present invention;

Fig. 10: Block diagram of a column index conversion unit according to the present invention.

5

In the following description, the same reference numerals are used in order to indicate that the respective block or step has the same (or similar) functionality.

10

DETAILED DESCRIPTION OF THE INVENTION

Figure 2 shows a digital radio telecommunication system according to the invention. A typical application of such a system is to connect a mobile station or mobile terminal (MT) 1 to a core network such as the public switched telephone network (PSTN) 4. For this purpose, the mobile terminal 1 is connected to a base station (BS) 3 via a radio link 2. The radio telecommunication system provides a plurality of base stations which, through other network nodes such as controllers, switches and/or gateways (not shown) are connected to the PSTN 4. Each base station typically supports, at any one time, many radio links 2 towards different mobile terminals 1.

The radio telecommunication system shown in Figure 2 could for instance be operated according to cellular mobile communication standards such as GSM, PDC, TDMA, IS-95, WCDMA. It should however be mentioned that the invention generally applies to digital telecommunication systems no matter whether they are radio (i.e. wireless) or wireline telecommunication systems. Moreover, the

invention also applies to uni-directional ("one-way") communication systems such as broadcasting systems.

Figure 3 shows a block diagramme of a transceiver used in mobile terminals and base stations. Both the mobile terminal 1 and the base station 3 are equipped with one (or several) antenna(s) 5, an antenna duplex filter 6, a radio frequency receiver part 7, a radio frequency transmitter part 8, a baseband processing unit 9 and an interface 10. In case of a base station, the interface 10 is an interface towards a controller controlling the operation of the base station, while in case of a mobile terminal, the interface 10 includes a microphone, a loudspeaker, a display etc., i.e. components necessary for the user interface.

The present invention relates to the baseband processing unit 9, parts of which have already been described above with respect to Figures 1a and 1b. The skilled person will readily appreciate that instead of transceivers each having a common baseband processing unit for both the transmission and the reception branches, in uni-directional (broadcasting) communication systems, there are transmitters each including a first baseband processing unit for the transmission branch only and separate receivers each including a second baseband processing unit for the reception branch only. Principally, the invention applies to any such kind of baseband processing units.

More particularly, the present invention relates to interleaving performed in the baseband processing unit 9. Such interleaving may be performed at any stage in the baseband processing unit such as between the channel

encoder and the modulator (see the interleaver block of Fig. 1a), within the channel encoder (see Fig. 1b), or even in the reception branch of the baseband processing unit (not shown).

5 The person skilled in the art will also appreciate that such baseband processing units can be implemented in different technologies such as FPGA (field programmable gate array), ASIC (application specific integrated circuit), DSP (digital signal processor) or other
10 processor technology. In these cases, the functionality of such baseband processing units is described (and thus determined) by a computer program written in a given language such as VHDL, C or Assembler which is then converted into a file suitable for the respective
15 technology.

 The concept underlying the improved interleaving approach according to the invention will be explained in the following. It is assumed that an input sequence com-
20 prising a number K of bits is to be interleaved, according to a given interleaving scheme, into an interleaved sequence (also comprising K bits). The input sequence may comprise coded bits output by a channel encoder or a rate-matcher (see Fig. 1a), uncoded bits to be encoded
25 (Fig. 1b) or any other kind of bits encountered in a transmitting or receiving branch of a baseband unit.

 Fig. 4 shows a flow chart of the interleaving method according to the invention. In a first step 41, said
30 input sequence is stored in a memory such as a RAM.

 In a second step 42, indices of N succeeding bits of the interleaved sequence are generated, wherein $1 \leq N \leq$

K. This is, considering the (yet unknown) interleaved sequence, the indices of N succeeding bits are created. These indices will be referred to as the first indices ia in the sequel. For example, in the case of $N=K$, the first indices may have the values of, e.g., $ia=\{0,1,2,\dots,K-1\}$ or $\{1,2,3,\dots,K\}$, depending on whether the first bit of the interleaved sequence is indexed with a value of zero or one. For $N=K/2$, they may for instance have the values of $ia=\{0,2,4,\dots,K-2\}$ or $\{0,2,4,\dots,K-1\}$ depending on whether K is even or odd, respectively. Preferably, the first indices ia are spaced equidistantly, as shown by the above examples, although in principle any pattern is possible. At the limit, a single ($N=1$) first index ia may be generated having a particular value.

15 In general, the first indices ia must relate to succeeding bits of the interleaved sequence so that the first indices will have an increasing order with higher values indicating "later" bits of the interleaved sequence. However, in case the memory is organized in a matrix form (this case will be dealt with below), it may be preferable to express the first indices in the form of row and column indices so that it is difficult to speak of an increasing order in the first indices. Therefore, emphasis must be attached to the fact that the first indices ia relate to succeeding (but not necessarily adjacent/neigh-boring) bits in the interleaved sequence.

In a third step 43, the first indices ia are converted into second indices ib according to the inverse of said interleaving scheme. Herein, the second indices ib indicate the positions where said N succeeding bits of the interleaved sequence are stored in the memory.

In a fourth step 44, said N succeeding bits of the interleaved sequence are read out from these positions in the memory. Thereby, at least part of said interleaved sequence is generated, depending on the value of N. For
5 N=K, the full interleaved sequence comprising K bits is generated in step 44, while for $N < K$, only that part of the interleaved sequence is generated which is identified by the first indices i_a . In case of equidistantly spaced first indices i_a , a subsampled version of the interleaved
10 sequence is generated. Depending on the value of the first one of said first indices i_a , this version has a particular phase and can thus be referred to as one of the polyphases of the interleaved sequence.

15 As the skilled person will readily appreciate, step 41 could also be executed after (or during) step 42 or even after (or during) step 43. In the latter case, the index calculations (steps 42 and 43) would be performed before (or while) storing the input sequence (step 41). Clearly,
20 step 41 must be executed before step 44, however.

Fig. 5 provides a preferred embodiment of the interleaving method described above with respect to Fig. 4. Herein, it is assumed that the memory is organized in a
25 matrix form, wherein each memory location is indexed (can be addressed) by a row index and a column index. For this reason, said first and second indices, explained above with respect to Fig. 4, also comprise row and column indices. In particular, it is assumed in Fig. 5 that the
30 first indices i_a comprise first row indices r_a and first column indices c_a , while the second indices i_b comprise second row indices r_b and second column indices c_b .

Depending on whether column-wise or row-wise reading
out/writing in is required, the relation between a first
index ia as explained above with respect to Fig. 4 and
corresponding ones of the first row indices ra and the
5 first column indices ca can be expressed as

$$ia = ca \cdot R + ra; \quad (6) \quad \text{or}$$

$$ia = ra \cdot C + ca, \quad (7)$$

10 wherein R and C denote the number of rows and columns in
the interleaving matrix (memory), ra ranges from 0 to R-1
and ca ranges from 0 to C-1. As the skilled person will
appreciate, a corresponding relation links the second row
and column indices (rb,cb) with the second indices (ib).

15

The steps 51, 52, and 54 in Fig. 5 correspond to the
steps 41, 42, and 44, respectively, shown in Fig. 4.
However, instead of generating "linear" first indices ia
(step 42 of Fig. 4), first row and column indices (ra,
20 ca) are now generated in step 52 of Fig. 5. Similarly,
the index conversion step 53 still converts first (row
and column) indices into second (row and column) indices
indicative of the positions where the N succeeding bits
are stored in the memory. However, it now includes two
25 substeps 55 and 56. In the first substep 55, the first
row indices ra (generated in step 52) are converted into
the second row indices rb such that, when executing said
step of reading out (step 54), an inter-row permutation
operation (the same for all columns) is performed for
30 those bits of the interleaved sequence identified by said
first row and column indices ra, ca. In a second substep
56, which is executed after substep 55, the first column

indices ca (generated in step 52) and the second row indices rb (generated in step 55) are converted into the second column indices cb such that, when executing said step of reading out (step 54), an intra-row permutation
5 operation depending on the row index is performed for the bits of the interleaved sequence identified by said first row and column indices ra, ca. The second row and column indices rb, cb are of course equivalent to the second indices ib, as explained above.

10

As the skilled person will readily appreciate, the substeps 55 and 56 will depend on the interleaving scheme which is typically specified in a standard. For example, Fig. 5 is adapted to the WCDMA standard specifying that,
15 first, an intra-row permutation operation has to be performed, wherein the permutation pattern depends on the row number (i.e. it may be different for each row) and, secondly, an inter-row permutation operation is to be performed using the same permutation pattern for all
20 columns, as described above with respect to the prior art. Of course, other variants can easily be conceived. If, for example, an inter-row permutation is to be performed before an intra-row permutation, the second column indices would have to be determined before the
25 second row indices. Similarly, an additional input may be necessary for the substeps where a permutation pattern is not to be the same for all rows or columns. For these reasons, the features of step 53 which very much depend on the interleaving scheme and thus are optional, i.e.
30 the second row indices in step 56, are shown in brackets.

Before providing more detail on the row index conversion and the column index conversion, some interleaving *apparati* adapted to execute the steps of the interleaving methods described above with respect to Figures 4 and 5 will be described with reference to Figures 6 to 8.

Fig. 6 shows a block diagram of an interleaving unit (ILU) 60 adapted to execute the steps of the interleaving method described above with respect to Fig. 4. It includes an index generator 61, an index conversion unit 62 connected to said index generator 61, and a memory means 63 connected to said index conversion unit 62 as well as to the input and the output terminals of said ILU 60.

The index generator 61 is adapted to generate the first indices i_a as described above with respect to step 42 of Fig. 4. It may include one or several counters or similar devices. The index conversion unit 62 is suitable for converting first indices i_a into second indices i_b as described above with respect to step 43 of Fig. 4. The memory means 63 (such as one or several RAMs, registers etc.) is adapted to receive and store said input sequence comprising K bits (cf. step 41 of Fig. 4). An output sequence can be retrieved (i.e. read out) from the memory means 63 (and thus from the ILU 60) by addressing it with the second indices i_b output by the index conversion unit 62. Herein, the output sequence comprises at least part of said interleaved sequence, depending on the value of N , as described above with respect to step 44 of Fig. 4.

As described above with respect to Fig. 4, the input sequence can be stored in the memory means 63 before, during, or after the second indices are output by the

index conversion unit 62. Reading out from the memory means 63 can however be done only after the second indices have been output, of course.

5 Fig. 7 provides a preferred embodiment of the interleaving unit described above with respect to Fig. 6. It shows a block diagram of an interleaving unit (ILU) 70 adapted to execute the steps of the interleaving method described above with respect to Fig. 5. Just as in Fig.
10 5, it is assumed in Fig. 7 that the memory is organized in a matrix form having R rows and C columns and that the first and second indices each comprise row and column indices, as described above with respect to Fig. 5.

15 In accordance with the ILU 60 of Fig. 6, the ILU 70 shown in Fig. 7 includes an index generator (71), an index conversion unit (72) connected to said index generator, and a memory means (73) connected to said index conversion unit as well as to the input and the output terminals of said ILU 70.

20 However, in contrast to Fig. 6, both the first and the second indices comprise row and column indices in Fig. 7. For this reason, the index generator 71 is adapted to execute step 52 of Fig. 5 (rather than step 42 of Fig. 4), i.e. to generate the first row indices r_a and the
25 first column indices c_a . Preferably, it therefore include at least two counters or similar devices. Likewise, while still converting first indices into second indices indicative of the positions where the N succeeding bits are stored in the memory, the index conversion unit 72 is
30 adapted to execute step 53 of Fig. 5 (rather than step 43 of Fig. 4), i.e. to convert first row and column indices into second row and column indices. For this purpose, it

includes a row index conversion unit 74 and a column index conversion unit 75, each connected to both the index generator 71 and the memory means 73 (see Fig. 7).

Herein, the row index conversion unit 74 is adapted to
5 convert the first row indices ra generated by the index generator 71 into the second row indices rb such that, when reading out said memory, an inter-row permutation operation (the same for all columns) is performed for those bits of the interleaved sequence identified by said
10 first row and column indices ra , ca . In other words, the row index conversion unit 74 is adapted to execute step 55 of Fig. 5.

The column index conversion unit 75 is adapted to
convert the second row indices rb generated by said row
15 index conversion unit 74 and the first column indices ca generated by the index generator 71 into the second column indices cb such that, when reading out said memory, an intra-row permutation operation depending on the row index is performed for the bits of the interleaved
20 sequence identified by said first row and column indices ra , ca . For this reason, the column index conversion unit 75, which is thus adapted to execute step 56 of Fig. 5, is also connected to the row index conversion unit 74.

The second row and column indices rb and cb are then
25 output by the units 74 and 75, respectively, in order to address the memory means 73 so as to generate the output sequence.

Similar to the details of the step 53 shown in Fig. 5,
30 the details of the index conversion unit 72 depend on the specified interleaving scheme. For the details of the index conversion unit 72 of Fig. 7, the WCDMA standard

was assumed with its sequence of 'intra-row permutation with varying patterns, then inter-row permutation with the same pattern' as described above with respect to Fig. 5. For this reason, the column index conversion unit 75 requires the second row indices rb (determined by the row index conversion unit 74) as an input in addition to the first column indices ca in order to be able to determine the second column indices cb , while said row index conversion unit 74 directly converts the first into the second row indices without requiring further indices. Of course, other variants can easily be conceived for the index conversion unit 72. If, for example, an inter-row permutation using varying patterns is to be performed before an intra-row permutation using the same pattern, the second column indices cb output by the column index conversion unit 75 would have to be input into the row index conversion unit 74 to enable it to convert the first row indices ra into the second row indices rb . For these reasons, the features of the index conversion unit 72 which very much depend on the interleaving scheme and thus are optional, i.e. the rb input to the column index conv. unit 75, are indicated by dashed lines in Fig. 7.

Fig. 8 shows a block diagram of an interleaving apparatus 80 according to the invention. It includes a total of M parallel interleaving units 80-1, 80-2, ..., 80- M , a combiner 81 connected to said interleaving units, and a control unit 82. Advantageous interleaving units have already been described above with respect to Figures 6 and 7. The combiner 81 is adapted to combine (assemble) the output sequences generated by the interleaving units 80-1, 80-2, ..., 80- M into said interleaved sequence.

As the skilled person will readily appreciate, M can in general have any integer value. In case of M=1, however, a single interleaving unit (ILU) generates the entire interleaved sequence so that no combiner is necessary. In case of interleavers used in WCDMA applications, typical values for M are four or eight.

The control unit 82 is adapted to control the operations of the interleaving units and/or the combiner. For this purpose, values of auxiliary parameters required by the interleaving units are determined by the control unit on the basis of certain input parameters such as, e.g., the number K of bits in the input sequence.

According to Fig. 8, each ILU is adapted to receive the same input sequence comprising K bits. However, the first indices i_a (and thus the second indices i_b , too) generated in each interleaving unit vary from ILU to ILU and do not have any common members while making sure that, for each of the K bits of the interleaved sequence, a first index i_a is generated in one of the M interleaving units.

20

In a preferred embodiment, each ILU generates an output sequence representing a different one of the M (poly)phases of the interleaved sequence so that the number M of interleaving units could also be referred to as a sub-sampling factor. For the generation of (poly)phases, the first indices i_a generated within the different ILUs may for example be chosen as follows

ILU-1 (80-1): $i_a = \{0, M, 2*M, 3*M, \dots\},$
ILU-2 (80-2): $i_a = \{1, M+1, 2*M+1, 3*M+1, \dots\},$
ILU-3 (80-3): $i_a = \{2, M+2, 2*M+2, 3*M+2, \dots\},$
:
:

30

ILU-M (80-M): $ia = \{M-1, 2*M-1, 3*M-1, \dots\},$

provided that the index associated with the first bit of
the interleaved sequence is zero. As can be seen from the
5 above example, the first indices ia of a pair of ILUs
differ from each other only by a constant offset value s
so that the above equations can be summarized as follows:

ILU-(s+1): $ia = \{s, M+s, 2*M+s, \dots\}, s=0,1,\dots,M-1. \quad (8)$

10

The number of first indices per ILU amounts to $N=K/M$ in
this preferred embodiment.

The skilled person will readily appreciate that the
15 number M of interleaving units typically is determined as
the result of a trade-off between the necessary hardware
resources and the required operating frequency. In
general, the higher the value of M , the more hardware
resources (in terms of the number of gates or logic
20 cells, size of ASIC area etc.) are necessary. However,
for a given bit rate of the input sequence, the higher
the value of M , the slower each ILU is permitted to
operate. For very high bit rates such as those specified
in the WCDMA standard, the maximum operating frequency
25 for a given hardware technology (such as FPGA, ASIC, DSP)
typically entails a minimum value for M necessary in
order to reduce the operating frequency of each ILU to a
realizable level.

30 In the following, preferred embodiments suitable for
an application in a WCDMA turbo code interleaver (cf. the
above description with respect to the prior art) are

described. Herein, an interleaving apparatus according to Fig. 8 is assumed, wherein $M=4$ parallel interleaving units (ILUs) 80-1, 80-2, 80-3, and 80-4 are applied in order to generate the four polyphases of the interleaved sequence. For each of these ILUs, the block diagram given in Fig. 7 is supposed to hold, wherein the memory means is organized in a matrix form having $R=10$ rows and $C=53$ columns. A preferred index generator 71 will be detailed first, while advantageous row and column index conversion units 74, 75 will be described afterwards with respect to Figures 9 and 10.

Preferably, the index generator 71 includes two counters, a row counter for generating the first row indices $ra=\{0,1,\dots,R-1=9\}$ and a column counter for generating the first column indices $ca=\{0,1,\dots,C-1=52\}$. Given a value of $M=4$, it is clear that the "linear" first index ia must be incremented by four in each clock period. While this applies to all ILUs, each different ILU must use a different offset s ranging from 0 for the first ILU 80-1 to $M-1=3$ for the last ILU 80-4. For example, for the first ILU with $s=0$, we may have $ia = \{0,4,8,12,16,\dots\}$. In terms of the first row and column indices ra and ca , respectively, these values of ia translate as follows (cf. equation (6)):

ia	0	4	8	12	16	20	24	28	32	...	524	528
ra	0	4	8	2	6	0	4	8	2	...	4	8
ca	0	0	0	1	1	2	2	2	3	...	52	52

From the above example, it can be seen that the row counter in ILU 80-($s+1$) has to start with the offset

value s and that it is incremented by M in each clock period (where the result is subject to a "modulo R " operation). In contrast, the column counter starts with a zero value and is incremented by one each time the row counter is reduced as a result of the modulo operation.

The above example applies to a row-wise writing in of the input sequence. As the skilled person will readily appreciate, in case of a column-wise writing in, the parameters relating to rows must be replaced with corresponding ones relating to columns and vice-versa.

Fig. 9 depicts a block diagram of a preferred embodiment 90 of the row index conversion unit 74 shown in Fig. 7 for converting first row indices ra into second row indices rb . It includes an addressing means ADR 91 and a memory means 92 connected to said addressing means 91.

In the memory means 92, which may be a ROM, an EPROM etc., the inter-row permutation patterns P_A, P_B, P_C, P_D are stored in the form of a look-up table (LUT). For this purpose, the memory means 92 must be able to store 55 values (20 for P_A and P_B each, 10 for P_C and 5 for P_D , as can be seen from equations (2)), i.e. the LUT must have 55 addresses. Each value can be represented by 5 bits (data width), so that the total number of bits to be stored in the memory means 92 amounts to

$$55 * 5 \text{ bits} = 275 \text{ bits} , \quad (9)$$

only.

Based on the auxiliary parameter P_x and a first row index ra , the addressing means ADR 91 determines an address for appropriately addressing said memory means 92

so that it outputs a corresponding second row index rb indicative of the row where the bits of the interleaved sequence having the row index ra are stored in the memory means 73 of Fig. 7. Herein, the auxiliary parameter P_x is
5 used to select one of said permutation patterns P_A, P_B, P_C, P_D (by a corresponding offset address value, e.g.), whereas the first row index ra is used to identify a particular value of said selected permutation pattern.

As explained above with respect to the prior art, the
10 value of the auxiliary parameter P_x depends on the number R of rows ($P_x=P_D$ for $R=5$, $P_x=P_C$ for $R=10$) and possibly the number K of bits in the input sequence ($P_x=P_A$ or P_B for $R=20$, depending on the value of K). Based on these parameters, the value of P_x can for example be determined
15 by a control unit in the interleaving unit or apparatus, such as the control unit 82 shown in Fig. 8, and then input into the row index conversion unit(s) of the interleaving unit(s).

20 Fig. 10 depicts a block diagram of a preferred embodiment 100 of the column index conversion unit 75 shown in Fig. 7 for converting first column indices ca (and second row indices rb) into second column indices cb . It includes two memory means 103, 104 and two
25 processing means 101, 102. Herein, the first processing means 101 is connected to the memory means 103, while the second processing means 102 is connected to the first processing means 101 and the memory means 104.

The first processing means 101 determines an auxiliary
30 parameter $Z_{rb}(ca)$ mainly depending on the first column index ca and the second row index rb , while the second processing means 102 determines the second column index

cb on the basis of, among other parameters, the first column index ca and the auxiliary parameter $Z_{rb}(ca)$. Herein, the auxiliary parameter $Z_{rb}(ca)$ can be obtained from equation (1) (see the above description relating to the prior art), wherein ca and rb are used in place of the indices i and j, respectively

$$Z_{rb}(ca) = c([ca * p(rb)] \bmod [p-1]), \quad ca=0,1,\dots,p-2. \quad (10)$$

In equation (10), p, p(rb), and c(...) denote the minimum prime, a member of the new set $\{p(0), \dots, p(R-1)\}$, and a base sequence, respectively, as described above with respect to the prior art. Given the fact that the first column index ca is incremented in steps of one (see above), equation (10) can be formulated recursively

$$Z_{rb}(ca) = Z_{rb}(ca-1) + k_{rb} \quad \text{with} \quad Z_{rb}(0)=0, \quad (11)$$

wherein the following applies:

$$k_{rb} = p(rb) \bmod (p-1), \quad (12)$$

$$\text{if } Z_{rb}(ca) \geq p-1, \text{ then } Z_{rb}(ca) \leftarrow Z_{rb}(ca) - (p-1). \quad (13)$$

Herein, the auxiliary parameter k_{rb} depends on rb, p, and P_x (cf. the above description of Fig. 9). The values of k_{rb} are therefore pre-calculated according to equation (12) for all possible values of rb, p, P_x , and stored in the memory means 103 (ROM, EPROM etc.) in the form of a look-up table LUTk. For this purpose, the memory means 103 must be able to store 55 values (20 for P_A and P_B each, 10 for P_C and 5 for P_D , as can be seen from equations (2)) for each of the 52 possible values of p,

i.e. the LUTk must have $55 \times 52 = 2860$ addresses. For an assumed maximum p value of 257, the data width needs to be 8 bits (max. value 255) so that the total number of bits to be stored in the memory means 103 amounts to

5

$$2860 * 8 \text{ bits} = 22880 \text{ bits} . \quad (14)$$

Similarly, the base sequences $c(\dots)$ as described above with respect to the prior art are pre-calculated for all
10 52 possible values of p and stored in the memory means 104 (ROM, EPROM etc.) in the form of a look-up table LUTc. Note that for a particular value of p, the corresponding base sequence comprises p values. For this reason, the memory means 104 must be able to store a
15 total of $p_1 + p_2 + \dots + p_{52} = 6328$ values, i.e. the LUTc must have 6328 addresses. Assuming again a maximum p value of 257, the required data width is 9 bits (max. value 256) so that the total number of bits to be stored in the memory means 104 amounts to

20

$$6328 * 9 \text{ bits} = 56952 \text{ bits} . \quad (15)$$

Operatively, on the basis of the input parameters P_x and p, the first processing means 101 addresses the
25 memory means 103 so as to read therefrom the 5, 10, or 20 corresponding values of k_{rb} for all possible values of rb. For a given value of ca, these values of k_{rb} are then added to the corresponding values $Z_{rb}(ca-1)$ according to equation (11) in order to determine, again for all
30 possible values of rb, the values of $Z_{rb}(ca)$, while observing equation (13). Finally, one of the $Z_{rb}(ca)$ values is selected by a multiplexer, e.g., as indicated

by the input parameter rb , and then output by the first processing means 101.

Depending on the values of the first column index ca and the minimum prime p , the second processing means 102
 5 determines the second column index cb according to Table 1, wherein R and C denote the number of rows and columns, respectively, in the memory means 73 of Figure 7.

case	cb generation
a) $C = p$	$cb = LUTc(Z_{rb}(ca))$ for $ca = 0, 1, \dots, C-2$ $cb = 0$ for $ca = C-1$
b) $C = p+1$	$cb = LUTc(Z_{rb}(ca))$ for $ca = 0, 1, \dots, C-3$ $cb = 0$ for $ca = C-2$ $cb = p$ for $ca = C-1$
IF $K = R \times C$ AND $rb = R-1$	$cb = p$ for $ca = 0$ $cb = LUTc(Z_{rb}(ca))$ for $ca = 1, 2, \dots, C-3$ $cb = 0$ for $ca = C-2$ $cb = LUTc(Z_{rb}(0))$ for $ca = C-1$
c) $C = p-1$	$cb = LUTc(Z_{rb}(ca)) - 1$ for $ca = 0, 1, \dots, C-1$

10

Table 1

If necessary according to Table 1, the memory means 104
 (LUTc) is addressed appropriately using the $Z_{rb}(ca)$ value
 (or $Z_{rb}(0)$) output by the first processing means 101 as an
 15 index to the appropriate base sequence $c(\dots)$ so as to
 retrieve the second column index cb indicative of the
 column where the bits of the interleaved sequence having

the row index ra and the column index ca are stored in the memory means 73 of Fig. 7.

As the skilled person will readily appreciate, the
5 memory means 92, 103, and 104 shown in Figures 9 and 10
as parts of the row and column index conversion units,
respectively, can of course be placed outside these (then
purely logic) units but inside the index conversion unit
72 of Fig. 7, or even outside the index conversion unit
10 (62,72) but inside the interleaving unit ILU (60,70) in
Fig. 6 or 7. In the latter case, a unified memory means
(including the memory means 92, 103, and 104) connected
to the index conversion unit (62,72) could be added
inside the ILU (60,70). In addition, the index conversion
15 unit would then be adapted to perform logic operations
only so that it could be referred to as a logic unit.

When $M > 1$ parallel interleaving units 80-1, ..., 80-M are
provided according to Fig. 8, the question arises whether
a single unified memory means (including the memory means
20 92, 103, and 104 for all ILUs) could be placed outside
the interleaving units and connected thereto so that no
memory means would be required inside the interleaving
units. Although this is possible in principle, this
measure increases implementational complexity. Since all
25 M interleaving units would have to access the single
unified memory means within each cycle, this memory means
would be required to either have M ports allowing for M
simultaneous read accesses or to be operable at M times
the original operating frequency. In both cases, hardware
30 complexity increases so that, normally, a single unified
memory means will not be realized. However, interim
solutions including both a common (large) "top-level"

memory means outside the interleaving units and a (small) ILU-internal memory means in each ILU may be advantageous, as will be described below.

5 In the following, it is evaluated in how far the requirements formulated in the above section on the prior art are met, in the example considered above, by the interleaving approach according to the invention, as described above with respect to Figures 4 to 10.

10

From the above description with respect to Figures 9 and 10, it can be concluded that an interleaving unit (ILU) according to Fig. 6 or 7 requires memory means 92, 103, and 104 capable of storing a total of (cf. equations
15 (9), (14), and (15))

$$275 \text{ bits} + 22880 \text{ bits} + 56952 \text{ bits} = 80107 \text{ bits} \quad (16)$$

in addition to the "data" memory means required anyway
20 (memory means 63/73 of Fig. 6/7).

Compared with approach A2 (as described above with respect to the prior art) requiring a position memory capable of storing 5297500 bits according to equation (5), the interleaving unit according to the invention
25 thus reduces the memory requirement by a factor of $5297500/80107=66$, or equivalently, more than 98%.

With respect to the delay requirement, the following can be stated. Once the input sequence has been written
30 into the memory means 63,73, no further access to said memory means 63,73 is necessary before reading out the first bit of the interleaved sequence, because, according

to the invention, the process of determining indices (reflecting the necessary permutations) has been decoupled from the actual permutation/interleaving operations.

At the limit, the delay between "last bit in" and
5 "first bit out" can be reduced to almost zero by making
sure (through an appropriate timing) that the second
indices (ib; rb,cb) for the first bit of the interleaved
sequence are available at the address inputs of the
memory means 63,73 by the time the last bit of the input
10 sequence is written into the memory means 63,73 so that,
one cycle later, the first bit of the interleaved
sequence can be read out from the corresponding position
of the memory means 63,73.

With respect to approach A1 as described in the above
15 section on the prior art, wherein the bits of the input
sequence are written into the memory means two times in
addition to the initial writing-in, a dramatic reduction
in delay is thus achieved by the invention.

In comparison with approach A2, the invention achieves
20 equally good delay properties. In contrast with A2,
however, these good delay properties are not achieved at
the expense of increased memory sizes, as shown above.

When incorporating M parallel interleaving units
25 (ILUs) according to the invention into an interleaving
apparatus as shown in Fig. 8, a trade-off involving the
total hardware effort, the operating frequency and/or the
input/output bit rate is possible. Either the operating
frequency of the ILUs can be reduced by a factor of M
30 while still being able to cope with the original bit
rate, or alternatively, the bit rate can be increased by
a factor of M if the operating frequency remains un-

changed. In other words, this means that high bit rates, as required by advanced communication standards such as WCDMA, can be coped with conveniently (by using parallel ILUs according to Fig. 8) due to the relatively small
5 implementational effort associated with each ILU according to the invention. Assuming that, according to equation (16), each ILU requires memory means capable of storing a total of 80107 bits, an interleaving apparatus comprising M such ILUs will require storage of

10

$$M * 80107 \text{ bits} , \quad (17)$$

which, for typical values of M (4, 8, or 16) is still well below the memory sizes required by approach A2, let
15 alone the fact that, normally, the memory sizes required by A2 also multiply by a factor of M as a result of parallelization due to the multiple access problem described above.

20 It is to be noted that in a parallel configuration according to Fig. 8, the required total memory size can be reduced well below the value indicated in equation (17). This is due to the fact that in the memory means 103, 104, base sequences and k_{rb} values are stored for all
25 52 possible values of the minimum prime p, although only those base sequences and k_{rb} values for a particular p value are needed by the processing means 101, 102 and thus by the interleaving units for interleaving a given input sequence.

30 For this reason, a common (large) "top-level" memory means adapted to store the base sequences and k_{rb} values for all possible values of p could be provided outside

the interleaving units of Fig. 8, while it would be sufficient for each ILU to include a small memory means adapted to store only those base sequences and k_{rb} values required by the processing means 101, 102 for a particular p value. Operatively, the ILU-internal small memory means would then download, during an initial phase, the base sequences and k_{rb} values required for a particular p value from the common top-level memory means. As all ILUs would download the same blocks of base sequences and k_{rb} values (p is the same for all ILUs), this would not pose any problems of multiple accesses to the common top-level memory means. In this way, the size of the memory means 103 in each ILU (inside or outside the index conversion unit) can be reduced by a factor of 52, leading to

$$22880 \text{ bits} / 52 = 440 \text{ bits} \quad (18)$$

according to, and in comparison with, equation (14), while the size of the memory means 104 in each ILU (inside or outside the index conversion unit) can be reduced to

$$257 * 9 \text{ bits} = 2313 \text{ bits} , \quad (19)$$

which is the number of bits necessary to store the longest base sequence having 257 values. Thus, the small ILU-internal memory means must be adapted to store

$$440 \text{ bits} + 2313 \text{ bits} = 2753 \text{ bits} , \quad (20)$$

so that the entire interleaving apparatus according to Fig. 8 requires storage of

$$80107 \text{ bits} + M * 2753 \text{ bits} , \quad (21)$$

5

in contrast to equation (17). Herein, it has been assumed that the inter-row permutation patterns are also stored only once in the common top-level memory means rather than in each ILU (cf. the memory means 92 of Fig. 9),
10 although the effect in memory reduction is negligible compared with the one obtained by storing only the required base sequences and k_{rb} values in each ILU. Finally, it is to be noted that the overall memory size indicated in equation (21) is well inferior to the one
15 shown in equation (17) for all values of $M \geq 2$.

Further, from the description given above with respect to the present invention it is clear that the present invention also relates to a computer program product
20 directly loadable into the internal memory of a digital communication unit (such as a transceiver or transmitter of a base station or a mobile phone etc.) for performing the steps of the inventive interleaving approach in case the product is run on a processor of the digital
25 communication unit.

Therefore, this further aspect of the present invention covers the use of the inventive concepts and principles for optimised interleaving within, e.g., mobile phones
30 and base stations adapted to future applications. The provision of the computer program products allows for easy portability of the inventive concepts and principles

as well as for a flexible implementation in case of re-specifications of the interleaving scheme(s).

The foregoing description of preferred embodiments has
5 been presented for the purpose of illustration and
description. It is not intended to be exhaustive or to
limit the invention to the precise form disclosed.
Obvious modifications or variations are possible in the
light of the above technical teachings. The embodiments
10 have been chosen and described to provide the best
illustration of the principles underlying the present
invention as well as its practical application and
further to enable one of ordinary skill in the art to
utilize the present invention in various embodiments and
15 with various modifications as are suited to the
particular use contemplated. All such modifications and
variations are within the scope of the invention as
determined by the appended claims.

LIST OF IMPORTANT PARAMETERS

	C:	Number of columns in the interleaving matrix
	ca:	First column indices
	cb:	Second column indices
5	c(i):	Base sequence
	{c _j (i)}:	Intra-row permutation pattern for row index j
	ia:	First indices
	ib:	Second indices
	K:	Number of bits in the input sequence
10	k _{rb} :	Auxiliary parameter for the recursive determination of Z _{rb} (ca)
	M:	Number of parallel ILUs in the interleaving apparatus; subsampling factor
	N:	number of succeeding bits of the interleaved
15		sequence, for which indices are generated in the index generator/generating step.
	p:	minimum prime
	P _A , P _B , ...:	Inter-row permutation patterns
	P _x :	Indication of a particular inter-row pattern
20	R:	Number of rows in the interleaving matrix
	ra:	First row indices
	rb:	Second row indices
	Z _{rb} (ca):	Indices to base sequences

LIST OF ABBREVIATIONS

	3G:	third generation
	3GPP:	third generation partnership project
	ASIC:	Application specific integrated circuit
5	BS:	Base station
	DSP:	Digital signal processor
	ETSI:	European Telecomm. Standardization Institute
	FDD:	Frequency division duplex
	FPGA:	Field programmable gate array
10	GSM:	Global system for mobile communications
	IL:	Interleaver
	ILU:	Interleaving unit
	IS-95:	Interim Standard 95
	LUT:	Look-up table
15	MT:	Mobile terminal/station
	MUX:	Multiplexer
	PDC:	Personal digital cellular (system)
	PSTN:	Public switched telephone network
	RAM:	Random access memory
20	ROM:	Read-only memory
	TC:	Turbo code(r)
	TDMA:	Time division multiple access
	TIL:	Turbo Interleaver
	TS:	Technical specification
25	WCDMA:	Wideband code division multiple access

CLAIMS

1. Method for interleaving, according to an interleaving scheme, an input sequence comprising $K \geq 2$ bits into an interleaved sequence, said method including the steps of:
- 5 a) storing (41; 51) the input sequence in a first memory means,
- b) generating (42; 52) first indices (ia; ra, ca) of N succeeding bits of the interleaved sequence, wherein
- 10 N is selectable from values in the range of 1, 2, ..., K,
- c) converting (43; 53, 55, 56), according to an inverse of said interleaving scheme, said first indices into second indices (ib; rb, cb) indicative of the
- 15 positions where said N succeeding bits of the interleaved sequence are stored in said first memory means when they are stored therein,
- d) reading out (44; 54) said N succeeding bits from said positions in said first memory means, thereby
- 20 generating at least part of said interleaved sequence.
2. Method according to claim 1, wherein
- said first memory means is organized in a matrix
- 25 form comprising rows and columns,
- said first indices comprise first row indices (ra) and first column indices (ca),
- said second indices comprise second row indices (rb) and second column indices (cb),
- 30 and wherein said step of converting includes:
- converting (55) said first row indices (ra) into said second row indices (rb) so that inter-row

permutation operations according to said interleaving scheme are performed when said step of reading out is executed,

- 5 - converting (56) said first column indices (ca) into said second column indices (cb) so that intra-row permutation operations according to said interleaving scheme are performed when said step of reading out is executed.

10 3. Method according to claim 2, wherein said step of converting said first row indices includes:

- storing at least one permutation pattern defining said inter-row permutation operations in a second memory means,
- 15 - addressing said second memory means with addresses depending on at least said first row indices, thereby causing said second memory means to output said second row indices.

20 4. Method according to claim 2 or 3, wherein said step of converting said first column indices includes:

- converting said first column indices (ca) and said second row indices (rb) into said second column indices (cb) so that intra-row permutation operations
- 25 depending on a row index are performed when said step of reading out is executed.

5. Method according to claim 4, wherein said step of converting said first column indices includes:

- 30 - determining base sequence indices ($Z_{rb}(ca)$) depending on said first column indices (ca) and said second row indices (rb) by adding index increments (k_{rb})

- depending on said second row indices (rb) to previously determined base sequence indices ($Z_{rb}(ca-1)$),
- determining said second column indices (cb) on the basis of at least said first column indices (ca) and
5 said base sequence indices ($Z_{rb}(ca)$).
6. Method according to claim 5, wherein said step of converting includes:
- storing at least said index increments (k_{rb}) in a
10 third memory means,
- storing at least one base sequence specified by said interleaving scheme in a fourth memory means, wherein
- said step of determining base sequence indices is
15 adapted to address said third memory means so as to read therefrom said index increments (k_{rb}),
- said step of determining said second column indices is adapted to address said fourth memory means so as to read therefrom corresponding values of said at
20 least one base sequence.
7. Method according to one of the claims 1 to 6, wherein N is selected to have a value of K, and wherein said first memory means is adapted to generate said
25 interleaved sequence when said N succeeding bits are read out from said positions.
8. Method according to one of the claims 1 to 6, wherein N is selected to have a value of essentially K/M with
30 $M \geq 2$ denoting a sub-sampling factor, and wherein said first memory means is adapted to generate an output sequence representing one of M polyphases of

said interleaved sequence when said N succeeding bits are read out from said positions.

9. Method according to one of the claims 1 to 8, wherein
5 said steps of generating and converting are executed, at least partially, before said step of storing.
10. A computer program product directly loadable into the internal memory of a communication unit, comprising
10 software code portions for performing the steps of one of the claims 1 to 9, when the product is run on a processor of the communication unit.
11. Interleaving unit (60; 70; 80-1,...,80-M) for inter-
15 leaving, according to an interleaving scheme, an input sequence comprising $K \geq 2$ bits into an interleaved sequence, including:
- a) an index generator (61; 71) for generating first indices (ia; ra,ca) of N succeeding bits of the
20 interleaved sequence, wherein N is selectable from values in the range of 1,2,...,K,
- b) an index conversion unit (62; 72,74,75) connected to said index generator for converting, according to an inverse of said interleaving scheme, said first
25 indices into second indices (ib; rb,cb) indicative of the positions where said N succeeding bits of the interleaved sequence are stored in a first memory means (63; 73) when they are stored therein;
- c) first memory means (63; 73) connected to said
30 index conversion unit, wherein said first memory means is adapted to store said input sequence and to generate at least part of said interleaved sequence

when said N succeeding bits are read out from said positions.

12. Interleaving unit (70; 80-1,...,80-M) according to
5 claim 11, wherein
- said first memory means is organized in a matrix form comprising rows and columns,
 - said first indices comprise first row indices (ra) and first column indices (ca),
 - 10 - said second indices comprise second row indices (rb) and second column indices (cb),
- and wherein said index conversion unit includes:
- a row index conversion unit (74; 90,91,92) for converting said first row indices (ra) into said
15 second row indices (rb) so that inter-row permutation operations according to said interleaving scheme are performed when said N succeeding bits are read out from said positions in said first memory means,
 - a column index conversion unit (75; 100-104) for
20 converting said first column indices (ca) into said second column indices (cb) so that intra-row permutation operations according to said interleaving scheme are performed when said N succeeding bits are read out from said positions in said first memory
25 means.

13. Interleaving unit according to claim 12, including:
- second memory means (92) for storing at least one permutation pattern defining said inter-row
30 permutation operations,
- wherein said row index conversion unit includes:
- addressing means (91) for addressing said second

memory means with addresses depending on at least said first row indices, thereby causing said second memory means to output said second row indices.

- 5 14. Interleaving unit according to claim 12 or 13,
wherein said column index conversion unit includes:
- means for converting said first column indices (ca)
and said second row indices (rb) into said second
column indices (cb) so that intra-row permutation
10 operations depending on a row index are performed
when said N succeeding bits are read out from said
positions in said first memory means.
- 15 15. Interleaving unit according to claim 14, wherein said
column index conversion unit includes:
- first processing means (101) for determining base
sequence indices ($Z_{rb}(ca)$) depending on said first
column indices (ca) and said second row indices (rb)
by adding index increments (k_{rb}) depending on said
20 second row indices (rb) to previous base sequence
indices ($Z_{rb}(ca-1)$),
- second processing means (102), connected to said
first processing means, for determining said second
column indices (cb) on the basis of at least said
25 first column indices (ca) and said base sequence
indices ($Z_{rb}(ca)$) determined by said first processing
means.
- 30 16. Interleaving unit according to claim 15, including:
- third memory means (103), connected to said first
processing means (101), for storing at least said
index increments (k_{rb}),

- fourth memory means (104), connected to said second processing means (102), for storing at least one base sequence specified by said interleaving scheme, wherein
- 5 - said first processing means (101) is adapted to address said third memory means (103) so as to read therefrom said index increments (k_{rb}),
- 10 - said second processing means (102) is adapted to address said fourth memory means (104) so as to read therefrom corresponding values of said at least one base sequence.
17. Interleaving unit according to one of the claims 11 to 16, wherein N is selected to have a value of K, and wherein said first memory means is adapted to generate said interleaved sequence when said N succeeding bits are read out from said positions.
18. Interleaving unit according to one of the claims 11 to 16, wherein N is selected to have a value of essentially K/M with $M \geq 2$ denoting a sub-sampling factor, and wherein said first memory means is adapted to generate an output sequence representing one of M polyphases of said interleaved sequence when
- 20 said N succeeding bits are read out from said positions.
- 25 19. Interleaving apparatus (80) for interleaving, according to an interleaving scheme, an input sequence comprising $K \geq 2$ bits into an interleaved sequence, including:
- 30 - $M \geq 2$ interleaving units (80-1, 80-2, ..., 80-M)

according to claim 18, each adapted to receive said input sequence and to generate an output sequence representing a different one of said M polyphases,
- a combiner (81) connected to said M interleaving
5 units for combining the output sequences generated by said M interleaving units into said interleaved sequence,
- a control unit (82) for controlling the operations of said M interleaving units and said combiner.

10

20. Interleaving apparatus according to claim 19, including:

- fifth memory means, connected to said M interleaving units, for storing at least one of a complete
15 set of base sequences according to the interleaving scheme and a complete set of base sequence index increments (k_{rb}).

FIG. 1a
(Prior Art)




FIG. 1b
(Prior Art)




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6






FIG. 7





10/526519

FIG. 9





FIG. 10



INTERNATIONAL SEARCH REPORT

International Application No
PCT/02/10073A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H03M13/27

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H03M H04B G06F H04L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the International search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	EP 1 111 797 A (MATSUSHITA ELECTRIC IND CO LTD) 27 June 2001 (2001-06-27)	1-7, 9-17,19, 20
Y	page 2, line 17 -page 4, line 35	8,18
Y	page 4, line 38 -page 8, line 15 figure 2	8,18
Y	US 6 347 385 B1 (CUI JIAN ET AL) 12 February 2002 (2002-02-12) column 9, line 65 -column 13, line 12 column 15, line 66 -column 18, line 7 figures 7,8	8,18
A	US 6 392 572 B1 (SHIU DA-SHAN ET AL) 21 May 2002 (2002-05-21) the whole document	1-20
	--- -/--	

☒ Further documents are listed in the continuation of box C.☒ Patent family members are listed in annex.

* Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

& document member of the same patent family

Date of the actual completion of the international search

20 February 2003

Date of mailing of the international search report

27/02/2003

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax (+31-70) 340-3016

Authorized officer

Barel-Fauchoux, C

INTERNATIONAL SEARCH REPORT

International Application No

PCT/JP 02/10073

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	EP 1 195 910 A (SAMSUNG ELECTRONICS CO LTD) 10 April 2002 (2002-04-10) the whole document -----	1-20
A	EP 1 030 455 A (NIPPON TELEGRAPH & TELEPHONE) 23 August 2000 (2000-08-23) the whole document -----	1-20

INTERNATIONAL SEARCH REPORT

International Application No

PC 02/10073

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
EP 1111797	A	27-06-2001	JP 2000353964 A	19-12-2000
			AU 3841200 A	02-01-2001
			EP 1111797 A1	27-06-2001
			CN 1314028 T	19-09-2001
			WO 0077937 A1	21-12-2000
US 6347385	B1	12-02-2002	BR 9912670 A	02-05-2001
			CA 2337916 A1	17-02-2000
			CN 1311922 T	05-09-2001
			EP 1103102 A1	30-05-2001
			WO 0008770 A1	17-02-2000
			JP 2002522945 T	23-07-2002
US 6392572	B1	21-05-2002	WO 02093755 A1	21-11-2002
EP 1195910	A	10-04-2002	EP 1195910 A2	10-04-2002
			JP 2002190743 A	05-07-2002
			US 2002091900 A1	11-07-2002
EP 1030455	A	23-08-2000	AU 738693 B2	27-09-2001
			AU 1760300 A	24-08-2000
			CN 1274202 A	22-11-2000
			EP 1030455 A2	23-08-2000
			JP 2000353965 A	19-12-2000
			SG 80092 A1	17-04-2001